

New RFPI system for the PIP-II accelerating structures



<u>W. Cichalewski¹</u>, W. Jalmuzna¹, P. Amrozik¹, G. Jablonski¹, R. Kielbik¹, K.Klys¹, R. Kotas¹, P. Marciniak¹, B. Pekoslawski¹, W. Tylman¹, B. Chase², N. Patel², E. Harms², P. Prieto², P. Varghese²

¹ Technical University of Łódź, Department of Microelectronics and Computer Science (DMCS), Łódź, Poland ² Fermi National Accelerator Laboratory, Batavia IL, USA

Abstract

The cryomodule or cavity data like vacuum status, helium level, RF leakage level, field emission probe signal and others can be important indicators of of conditions that could compromise the stable operation of the RF systems including amplifiers, RF distribution, fundamental power couplers, and superconducting accelerating structures... That is why the dedicated system (RF Protection Interlock - RPFI) has to closely monitor all sensitive parameters and drop the permission for RF operation instantaneously when a possible fault situation occurs. The new design of such an RFPI system has been proposed by LUT-DMCS team. This system is dedicated to the PIP-II accelerating structures. The modular design and interlock logic realization by the SoC (system on Chip) module are the main driving factors for this development. Such an approach provides not only a fast reaction to upcoming faults but also wide flexibility in the input signal sets and protection logic configuration and implementation. This contribution describes the proof of concept prototype design and evaluation as well as the full signal count prototype ongoing efforts.

HW structure - Main logic unit and FMC modules

Main logic unit

- ZCU106 (by Xilinx) eval board carrier,
- Zynq UltraScale+[™] FPGA chip and a quad-core Arm Cortex A53
- two FMC slots
- FPGA main logic function implementation,
- Arm processor EPICS integration and IOC for configuration and inputs / outputs monitoring

FMC modules

- FMC GPIO with 40 GPIO channels for SC interfacing,
- acceptable throughput up to 50MHz,
- FMC ADC for analog (and RF) signals, • 8 channels (14-bits, 25 MS/s),
- nnnnnnn ADC LTM900x CLK Supplies MGMT FMC

Figure 2: FMC ADC module structure diagram

RFPI prototype structure





Signals conditioning modules



Contact switches signal conditioning module

- monitoring of open/close PLC switches inputs,
- different voltages depending on the switch type (12/24V),
- equipped with cable open/short diagnostics,
- equipped with a single signal latching,
- configurable NC or NO behavior,
- 8 channels available on the PoC version.

The FEP signal conditioning module

- ready for 2 e-pickup channels,
- adjustable biasing voltage level up to 45V via SPI,
- current detection in the range of micro ampere



• equipped (optionally) with RF detector



Figure 3: Main logic unit - evaluation module (https://www.xilinx.com/products/boards-and-kits/zcu106.htmlinformation

IO Connector oltage leve 000 I/O Reference Direction Voltage MGMT

Figure 4: FMC GPIO post-production view



LLRF 🗲





The Non-ionising Radiation Probe - NIRP . • different bans-pass filters verified 162.5, 325 and 650 MHz, • for PoC: up to 4 RF detectors can be configured - 4 channels monitoring



- The Resistance Temperature Detector (RTD) and Coupler Bias High Voltage Power Supply SC
- two temperature measurement channels available,
- ready for four wires configuration operation,
- High Voltage power supply voltage and current read-out,

The SSA outputs/inputs signal conditioning module

- SSA, SSA DC, LLRF, MPS permit output signal generation,
- SSA ready input signal,
- equipped with e-fuse (thermal fuse) protection.

Management and Diagnostics sub-system



- provides watchdog mechanisms for main logic unit,
- generates "system health" signal,
- provides the FPGA chip firmware upload and debugging.
- collects data from the voltage, current,





Prototype verification

CH1: 10 V ≃	CH2: 5 mV ≃Ω	<u> </u>	<u>е сн</u>	4:5V≃				
C11	-				Cry	o Pern	nit Te	<u>sting</u>
		Cryo Per	mit Out	(from Cr	yo Syster	ns PLC)		
				RF Forw	ard Powe	er		
	- Jul olimenol o							
li fra i di la li anni para dan								
				SSA Peri	nit Outpu	it		
646)			2		**************************************			
			(CH1): Time	t1: -	-10.40 ns	t2: 8.33	IS	



The test-bench verification

- SC modules post-production testing individual channel confirmation,
- PoC box after integration testing main protection function logic checks,
- system modules design improvements introduced based on findings from bench verification.

PIP2IT verification

- the PoC integration and operation with cavities in the high beta (HB650) cryomodule,
- the RFPI PoC response performance measurement (from artificial fault occurrence to RFPI permits drop),
- achieved performance better than defined in requirements,
- several hours of successful "in the loop" PoC operation dedicated to single cavity protection

Full-scale prototype development

	spare	г		
Contact-Switches #1	SSA	RTD		



Figure 1: PoC Management subsystem

and temperature sensors,

• execute protection procedures for RFPI (overheating, over-voltage), • controls supply voltage for each part of the RFPI,



source: http:www.xilinx.com

- Carrier board with SoM (Kria26),
- 6 FMC slots for signal conditioning,
- FMC based interface board,
- dedicated management chip (integrated on carrier).



Work supported, in part, by the U.S. Department of Energy, Office of Science, Office of High Energy Physics, under U.S. DOE Contract No. DE-AC02-07CH11359.

