

# Digital LLRF system for SESRI Proton & Heavy Ion Accelerator Complex Injector

Ruifeng Zhang, Zhe Xu, Yan Cong, Shilong Li, Xiaodong Han, Ruihuai Zhou

### Abstract

A 300 MeV proton and heavy ion accelerator complex has been designed and constructed by the Institute of Modern Physics for the space environment simulation and research infrastructure (SESRI) project. The linac injector of the accelerator complex is based on normal-conducting rf structures. It consists of an RFQ, a buncher, three DTLs, and two debunchers. The requirements for the rf field stabilities are  $\pm 1\%$  in amplitude and  $\pm 1^{\circ}$  in phase during flat-top. To satisfy these requirements, we developed a 108.48 MHz digital low-level RF system based on FPGA and compact PCI bus. This poster will present the design, implementation, and performance test.

#### **Facility Layout** Linac Injector LLRF **4** HEBT: High Energy Beam Transport line **5** Experimental Terminal 40 keV 300 keV 1 MeV 5.6 MeV 2 MeV (4) HEBT **1** LEBT: Low Energy Beam Transport line **2** RFQ: Radio Frequency Quadrupole accelerator DTL DTL2 DTL3 Buncher ECR Deb1 Deb2 RFO Synchrontron **3** DTL: Drift Tube Linac 18.4 m 108.48MHz, pulse width $\leq 1$ ms, 10Hz SESRI-LINAC Stability requirement: $\pm 1\%$ , $\pm 1^{\circ}$

Table 1. Main parameters of the Facility

Ions	Energy(MeV)	Intensity(ppp)
p <sup>4</sup> He <sup>2+</sup> <sup>84</sup> Kr <sup>18+</sup> <sup>209</sup> Bi <sup>32+</sup>	300 80 15 7	$\begin{array}{c} 1  imes 10^9 \\ 1  imes 10^7 \\ 1  imes 10^7 \\ 1  imes 10^6 \end{array}$

accelerated by RFQ, DTL1, and DTL2 to 2 MeV/u

Heavy ion beams,  $He^{2+}$ ,  $Kr^{18+}$  and  $Bi^{32+}$  are

 H<sup>2+</sup> beam is accelerated by RFQ, DTL1, and DTL2 to 2 MeV/u, then stripped into protons and further accelerated by DTL3 to 5.6 MeV.

### LLRF Overview

The digital low-level controller is based on high-performance ADC, DAC, and FPGA. It combines with the commercial standard CPCI chassis, supporting direct RF sampling and generation.



# **Digital Signal Process**

The 108.48 MHz rf signals from the cavity side are down converted to approximately 27.12 MHz intermediate frequency (IF) signals. The IF signals are sampled at 108.48 MHz, and then are fed to FPGA to perform digital signal processing.



## **Clock Generation**

AD9516-1 Clock Distribution

- Integrated PLL
- Integrated VCO 2300MHz -2650MHz
- 4 LVDS or 8 CMOS
- Configure by SPI bus
- Loop Bandwidth 100kHz
- Phase Margin 55°





#### Closed Loop Gain at 2.50GHz



- 14 bit, 250 MSPS, ADC, LVDS
- 16bit, 1230 MSPS DAC, LVDS
- Xilinx V5 FPGA
- Configurable clock generation





**CPU Board** 

**FPGA Board** 

# Conclusion

- Digtial LLRF system based on IF ampling
  & IF up-conversion using IQ control
  method
- Stability of <±0.2%,±0.2deg. is obtained during rf pulse with a Buncher1 test
- 8 hours long stability of  $\pm 0.28\%$ ,  $\pm 0.22$ deg with a RFQ test
- Direct RF sampling and A&P control is



**CPCI** chassis

#### ·-----





DTL1 & DTL3 separately.

Institute of Modern Physics, CAS Add: No.509 Nanchang Road Lanzhou, China Email: zhangruifeng@impcas.ac.cn